AMD Zen 6 to Introduce Low-Power Zen 6 LP Core Combining Modules from Zen 2 to Zen 6
AMD is reported to introduce a low-power core, Zen 6 LP, in its Zen 6 architecture, alongside standard Zen 6 and Zen 6c. The core is not designed from scratch but combines modules spanning five generations from Zen 2 to Zen 6. It uses the Zen 6 ISA and matches the software features of standard Zen 6, while its microarchitecture is based on Zen 5. L2 cache returns to 512KB per core, and L3 cache uses a Zen 2-like design with 1MB per core. AMD has not officially confirmed the reports.
AMD is introducing a low-power core, Zen 6 LP, in its Zen 6 architecture, placing it alongside standard Zen 6 and Zen 6c. The core is not designed from scratch; instead, it combines modules spanning five generations of architecture, from Zen 2 to Zen 6. At the instruction-set level, it adopts the Zen 6 ISA, and its software features are consistent with the standard Zen 6 core. At the microarchitecture level, however, it is based on Zen 5, with internal modules such as the branch predictor, scheduler, and execution engine largely carrying over from the Zen 5 design. In terms of cache, the L2 cache returns to 512KB per core, while the L3 cache adopts a Zen 2-like design at just 1MB per core.
At present, all related information remains in the leak stage, and AMD has not officially confirmed it.
Why this event matters
The event has a measured impact on 1 industry. The strongest current signal is positive for Semiconductor Value Chain, with intensity 40/100 and 45% confidence over a medium term horizon.
Impact figures are analytical estimates that combine direction, intensity, confidence and event importance. They are not investment advice.